

A SystemVerilogCSP Front-End to an Asynchronous ASIC Flow

By:

Arash Saifhashemi, Mehrdad Najibi, Yujun Cao, Chen Qian, Gang Wu, Aman Mehra, Roberto Vera, Boyi Huang, and Peter A. Beerel

USC Asynchronous CAD/VLSI Group

http://async.usc.edu/

ICCAD (MSCAS) 2012



Agenda



Motivation

- SystemVerilogCSP (SVC) for modeling
- •Conversion to RTL (SVC2RTL)
 - Proteus front-end
- Mixed mode simulation
 - Multiple abstraction levels
 - Mixed sync/async simulation

Motivation



Desirable features

- Concurrency e.g.: A=B || (C=D ; E=F)
- CSP-like communication actions
- Timing e.g.: A=B after 5ns
- Support for various levels of abstraction
- Support by commercial CAD tools
- Ease of adoption by synchronous designers
- Mixed **async-sync** circuits
- Interfacing at multiple abstraction levels
- Use as Proteus front-end
- Publicly available (open source)



Simulation/ Verification

Previous Work



• New Language inspired by CSP

 Have limited CAD tool support - LARD [Edwards et al], Tangram [Berkel et al.], CHP [Martin], Haste [Peeters et al.]

Software languages

• No inherent support for timing, limited CAD tool support - JCSP [Welch et al.]

• VHDL

 Fine grained concurrency is cumbersome [Frankild et al, Renaudin et al, Myers et al]

VerilogCSP

- Verilog Programming Language Interface: slow; cannot handle multi-channel modules [Saifhashemi et al]
- Verilog macros are cumbersome and do not support extensions
- SystemC [Koch-Hofer, Shanker, ...]
- SystemVerilog [Tiempo]

SystemVerilogCsp (SVC)



SystemVerilog interface abstracts channel wires as well as

communication protocol



Waveform view







Supports Mixed-Levels of Abstraction USC Viterbi



Peek and Probe [CHP, Martin] USC Viterbi School of Engineering • Peek Ρ Q Sampling without committing task Peek (output logic[WIDTH-1:0] d); to communication wait (status == s_pend); d = data: Probe endtask **P1** Is the channel idle? Arbiter Ρ Used for arbitration P2 wait(ch0.status!=idle && ch1.status!= idle); winner = **Arbitrate** (ch0.status, ch1.status); if(winner == 0)ch0.Receive(d); if(winner ==1) ch1.Receive(d);

Split Communication

- Handshaking of different channels might be interleaved
- Modeling interleaved behavior for early system evaluation





One-To-Many and One-To-Any Channels

USC Viterbi School of Engineering

• One sender to multiple receivers

- Option 1: Use a copy block
- Option 2: Shared channels [JCSP, Welch et. al]
 - Sender and receiver send and receive as if the channel is a normal one-to-one channel
 - Top level module specifies the channel is broadcast
- One sender to multiple receiver -JCSP [Welch et. al]
 - Only one of the receiver participates in communication





Agenda



Motivation

- SystemVerilogCSP (SVC) for modeling
- Conversion to RTL (SVC2RTL)
 - Proteus front-end
- Mixed mode simulation
 - Multiple abstraction levels
 - Mixed sync/async simulation

SVC Front-end



 The industrial version of Proteus uses CAST (based on CHP) as front-end.

```
module CondAccumulator_base;
define ABSTRACT_CondAccumulator ()
(elof2 -C1,-C2,-C3, elof2[16] -I1,-I2,+0){
    csp {
        //Initialization block
        s=0;
        //Forever block
        *[ x1=0, x2=0;
        C1?c1, C2?c2, C3?c3;
        [c1 \rightarrow I1?x1 [] else \rightarrow skip],
        [c2 \rightarrow I2?x2 [] else \rightarrow skip];
        s = s + x1 + x2;
        [c3 \rightarrow 0!s [] else \rightarrow skip];
        ]
    }
}
```

The e1ofN_M Interface



• CAST and Proteus naming convention for PCHB template [Lines'98]

- An M size array of e1-of-N channels
- Only synthesizable signals are visible to the synthesizer



SVC2RTL Synthesizable Template

- Synthesizable SVC
 - Close to RTL
- Limitaitons
 - Only one Send/Receive per channel per iteration
 - Delays and fork/join blocks ignored

```
module CondAccumulator (
              elof2 1.In
                           C1,C2,C3,
              elof2 16.In I1, I2,
              elof2_16.Out 0);
 logic [I1.W-1:0] x1;
 logic [I2.W-1:0] x2;
logic[0.W-1:0] sum;
 logic c1, c2, c3;
 always begin
   sum = 0; //Reset value
   forever begin
    x1=0; x2=0; //Default values
    fork
     C1.Receive(c1);
    C2.Receive(c2);
     C3.Receive(c3);
    join
    if (c1) I1.Receive(x1);
    if (c2) I2.Receive(x1);
    sum = sum + x1 + x2;
    if (c3) O.Send(sum);
   end
 end
endmodule
```

Conditional Communication (RECEIVE/SEND Cells)



- Implement conditionality
 - RECEIVE:
 - E = 1: behaves like a buffer
 - E = 0: doesn't receive from left, but sends a dummy token to the right
 - SEND
 - E = 1: behaves like a buffer
 - E = 0: receives from left, doesn't send to right





The Wrapper Module



- SVC2RTL Creates Top-Level Wrapper
 - Instantiate SEND and RECEIVE cells
 - · Single-rail on one side
 - 1-of-N on other side
 - Create and Instantiate RTL Body
 - Implements the logic and enables inputs for SEND/RECEIVE
 - Single-rail on both sides
 - Each iteration is mapped to one clock cycle
- Synthesized using RTL synthesizer
 - The "Image" netlist



The RTL_Body with Synthesizable Tasks



Proteus-a Flow







Agenda



Motivation

- •SystemVerilogCSP (SVC) for modeling
- •Conversion to RTL (SVC2RTL)
 - Proteus front-end
- Mixed mode simulation
 - Multiple abstraction levels
 - Mixed sync/async simulation

Validation by Co-simulation

- Testbench includes:
 - The SVC module (Golden)
 - The output of Proteus (UUT)
 - Data generator at inputs
 - Comparators at outputs¹



Mixed Sync/Async Design



• Asynchronous island with A2S and S2A



22

S2A and A2S



Future Extension



- Addressing single Receive/Send limitation:
 - Create a CDFG
 - Map to the classic minimum latency scheduling under resource constraints

$$\begin{array}{ll} \text{minimize } \mathbf{c}^{T}\mathbf{t} \; \text{such that:} \\ & \sum_{l=1}^{L} x_{il} = 1, \quad \forall i = 0, ..., n \\ \\ & \sum_{l=1}^{L} l.x_{il} \geq \sum_{l=1}^{L} l.x_{jl}, \quad i, j = 0, ..., n, \quad (v_{j}, v_{i}) \in E \\ & \sum_{i:C(v_{i})=k} x_{il} \leq 1, \quad \begin{cases} k & = 1, ..., C_{max} \\ l & = 1, ..., L \end{cases} \\ & x_{il} \in \{0, 1\}; \quad i = 0, ..., n; \quad l = 1, ..., L \end{cases} \end{array}$$



Summary and Conclusions



- Asynchronous circuits can/should leverage sync. tools.
- SVC is suitable for channel based async. Circuits.
 - Both for modeling and synthesis
 - Mixed mode simulation
- Standard and open source
 - SystemVerilogCSP for modeling and simulation:

http://async.usc.edu/index.php/research/current/9-systemverilogcsp

Questions: saifhash@usc.edu

• Proteus-a (Academic license): pabeeral@usc.edu