

Testing with the LV-500

- ▶ Tektronix LV-500
- ▶ Built in 1989-1991
 - ▶ I.e. Ancient technology!
 - ▶ eBay is a good source for spare parts these days...
- ▶ Specifically designed to be a stand-alone tester for ASICs
 - ▶ I.e. More testing features than a basic logic analyzer

Flavors of LV500s

- ▶ LV514
 - ▶ 192 test channels (12 sectors)
 - ▶ 160 are usable (two sectors are bad)
 - ▶ Pre-wired test card for class chips
 - ▶ *(should really be called LV513, but that's a long story)*
- ▶ LV512
 - ▶ 128 test channels (8 sectors)
 - ▶ All channels are usable
 - ▶ Used mostly for tutorial purposes
 - ▶ No pre-wired class chip test card yet...

What's an ASIC Tester?


- ▶ Ours is built on a Tektronix DAS 9200 logic analyzer platform
- ▶ The main differences are in the test head, the pattern/error cards, and the Schmoos
 - ▶ The test head has up to 256 bi-directional pins where each pin has programmable electronics
 - ▶ voltage drive, current drive, voltage sense, etc.
 - ▶ The pattern/error cards store and compare the test vectors at up to 50MHz
 - ▶ fast for 1989!
 - ▶ A Schmoos lets you run repeated tests while the tester alters one or two independent variables like threshold, delay, cycle length, voltage, etc.



Flavors of LV500s


- ▶ Common Features
 - ▶ Test speeds up to 50MHz
 - ▶ Up to 64,000 unique test vectors
 - ▶ Network connection for uploading tests
 - ▶ Thinlan ethernet
 - ▶ 8 Meg of RAM
 - ▶ 21 or 43 Meg hard drive
 - ▶ 5.25 floppy (1.2M floppy)







- ### Tester Channels
- ▶ The 256 possible pins (channels) on the test head are grouped into 16 “sectors” labeled 0-f
 - ▶ Each sector has 16 channels
 - ▶ Labeled sector.channel (i.e. 0.2, d.3, a.c)
 - ▶ On each cycle, each channel may be either a “force” channel or a “compare” channel, but not both
 - ▶ If you have bi-directional pins on your chip, you need to define which are inputs and which are outputs on each cycle!

- ### The More Detailed Picture
- ▶ Conceptually this is simple, in practice there are lots of details...
 - ▶ Define the input and expected-output vectors
 - ▶ Can do this using your Verilog simulations
 - ▶ Define which signals are inputs and outputs on your chip
 - ▶ Define how those signals are mapped to tester channels
 - ▶ Wire up the DUT card so that those channels map to your chip pins
 - ▶ Define the timing and electrical characteristics of your test





- ### Three Essential Parts of a Test
1. A properly wired DUT (Device Under Test) card
 - ▶ This electrically connects each of your chip pins to the correct tester channels
 2. A properly configured LV-500
 - ▶ Configure the timing of when inputs are applied, when outputs are checked, what the voltages and currents are, etc.
 3. A complete set of test vectors
 - ▶ Vectors are applied and checked on each cycle
 - ▶ “Force data” are inputs to your chip
 - ▶ “Compare data” are expected outputs from your chip





Wiring the DUT Card


- ▶ Essentially two choices:
 - ▶ Solder wires on a PGA DUT card
 - ▶ Remember that VDD and GND are not connected to tester channels
 - ▶ Probably only want to do this once for the whole class
 - ▶ Which means standardizing VDD and GND!
 - ▶ Use a "Quick-Connect" card
 - ▶ Uses 3M Scotch-Connect to wire (using wire-wrap wire) from the tester channels to the chip socket
 - ▶ Can also use quick-connect for VDD and GND



DUT Cards

- ▶ The DUT cards are how you wire from tester channels to chip pins
- ▶ These cards also have VDD, VTT and GND power supply connections
 - ▶ VDD and VTT are two independently controllable power supply voltages

Pad Shape	Function
	VCC Supply
	VTT Supply
	Ground




Knowing What to Wire

- ▶ A “Bonding Diagram” is a picture that shows how your chip was bonded to the chip frame
- ▶ It also shows how the chip frame is connected to the chip pins

Class DUT Card

- ▶ Pre-wired for class chips
 - ▶ 84 pin PGA with specific VDD and GND placements in the pad ring
 - ▶ /usr/local/contrib/elb/lv500/DUTmap.txt



DUTmap.txt

PAD-PIN-TESTER CHANNEL MAP FOR CS/EE 5710 DUT CARD

Pad locations are taken from MOSIS bonding diagram
 PGA locations are taken from 84pin PGA bonding diagram
 Tester channels 6,7,8,9,A are used. The notation is sector.channel
 Vdd and GND connections are as per 5710 standard pad frame


TESTER SIGNAL			
PAD	PGA	sec.chn	NAME (no spaces)
1	B02	6.C	
2	C02	7.7	
3	B01	6.B	
4	C01	7.6	
5	D02	7.D	
6	D01	7.C	
7	F02	GND	GND
8	E02	8.1	
9	E01	8.0	
10	E03	8.7	
12	F01	8.6	
13	G01	8.A	etc....

Map Your Pins to Channels

- ▶ Pick tester sector.channel assignments for each of your pins
 - ▶ Signals that need the same voltage characteristics should be grouped in the same sector
 - ▶ Each sector gets common voltage ranges
 - ▶ More on this later...
 - ▶ Signals that need the same timing should be grouped in the same quadrant
 - ▶ Sectors 0-3, 4-7, 8-b, c-f are the four quadrants
 - ▶ More on this later...
- ▶ Wire things up!
 - ▶ Remember to keep a list of what you've wired!


Finished DUT Card

- ▶ Now you have part 1 – a wired DUT card that connects your chip to the tester
- ▶ On to part 2 – configuring the tester...




Important Menu Choices

- ▶ **Config Menu**
 - ▶ Defines voltages for VDD, VTT, GND
 - ▶ Defines voltages for two force/compare sets
- ▶ **DUT Wiring menu**
 - ▶ Defines how your signals are assigned to tester sector.channels
- ▶ **Channel menu**
 - ▶ Defines how your signals are collected into groups (i.e. buses)
 - ▶ ALL signals must be a part of some group
 - ▶ Groups are assigned to specific timing templates (clock phases)



Important Menu Choices

- ▶ **Template Menu**
 - ▶ Defines timing of tests
 - ▶ When to force data?
 - ▶ When to compare data
 - ▶ When to ignore data?
- ▶ **Schmoo Menu**
 - ▶ Defines which variables to vary, and by how much
- ▶ **Pattern Menu**
 - ▶ Defines data vectors for each tester cycle



Basic Procedure...

- ▶ Tell tester which chip signals are connected to which channels (DUT wiring menu)
- ▶ Combine signals into groups (Channel menu)
- ▶ Define timing for each group (Template menu)
 - ▶ Only four "clock phases" per quadrant
 - ▶ A "template" assigns clock phases to groups, and timing of clock phases...
- ▶ Define patterns (Pattern menu)
 - ▶ Each pattern starts with a template
 - ▶ Includes force, compare, and mask data for each test cycle

Config Menu

- ▶ Defines the electronics for this test
 - ▶ VDD, VTT, GND, current limit, etc.
- ▶ You can also define two different “force” and “compare” voltage sets for data channels
 - ▶ Each sector uses one of these two sets

DUT Wiring Menu

- ▶ Defines how your signals are assigned to tester sector.channels
 - ▶ List signal names
 - ▶ Define which tester channels they connect to
 - ▶ Optionally define which actual chip (DUT) pins they are connected to
 - ▶ This is just a comment for documentation

Config Menu (diagram)

The diagram shows a circular pin grid with a central 'Pin Grid Array DUT Card'. The Config Menu interface includes the following fields:

- LV500 8295A-1 LP Setup Config
- Device Supply: [] Volts [] Current Limit
- Termination Supply: []
- Logic Families: V1 [] V2 []
- Force High Voltage: GND []
- Force Low Voltage: GND []
- Compare Voltage: GND []
- Sector Logic Selection: 0 1 2 3 4 5 6 7 8 A B C D E F
- Comment: []

DUT Wiring Menu

Logical Pin Name	Logical Signal Name	Sector Channel	DUT Pin
1		1A0	1A0
2		1A1	1A1
3		1A2	1A2
4		1A3	1A3
5		1A4	1A4
6		1A5	1A5
7		1A6	1A6
8		1A7	1A7
9		1A8	1A8
10		1A9	1A9
11		1A10	1A10
12		1A11	1A11
13		1A12	1A12
14		1A13	1A13
15		1A14	1A14
16		1A15	1A15
17		1A16	1A16
18		1A17	1A17
19		1A18	1A18
20		1A19	1A19
21		1A20	1A20
22		1A21	1A21
23		1A22	1A22
24		1A23	1A23
25		1A24	1A24
26		1A25	1A25
27		1A26	1A26
28		1A27	1A27
29		1A28	1A28
30		1A29	1A29
31		1A30	1A30
32		1A31	1A31
33		1A32	1A32
34		1A33	1A33
35		1A34	1A34
36		1A35	1A35
37		1A36	1A36
38		1A37	1A37
39		1A38	1A38
40		1A39	1A39
41		1A40	1A40
42		1A41	1A41
43		1A42	1A42
44		1A43	1A43
45		1A44	1A44
46		1A45	1A45
47		1A46	1A46
48		1A47	1A47
49		1A48	1A48
50		1A49	1A49
51		1A50	1A50
52		1A51	1A51
53		1A52	1A52
54		1A53	1A53
55		1A54	1A54
56		1A55	1A55
57		1A56	1A56
58		1A57	1A57
59		1A58	1A58
60		1A59	1A59
61		1A60	1A60
62		1A61	1A61
63		1A62	1A62
64		1A63	1A63
65		1A64	1A64
66		1A65	1A65
67		1A66	1A66
68		1A67	1A67
69		1A68	1A68
70		1A69	1A69
71		1A70	1A70
72		1A71	1A71
73		1A72	1A72
74		1A73	1A73
75		1A74	1A74
76		1A75	1A75
77		1A76	1A76
78		1A77	1A77
79		1A78	1A78
80		1A79	1A79
81		1A80	1A80
82		1A81	1A81
83		1A82	1A82
84		1A83	1A83
85		1A84	1A84
86		1A85	1A85
87		1A86	1A86
88		1A87	1A87
89		1A88	1A88
90		1A89	1A89
91		1A90	1A90
92		1A91	1A91
93		1A92	1A92
94		1A93	1A93
95		1A94	1A94
96		1A95	1A95
97		1A96	1A96
98		1A97	1A97
99		1A98	1A98
100		1A99	1A99





Config Menu (LV512)

The screenshot shows the Config Menu for LV512 with the following fields:


- LV500 8295A-1 LP Setup Config
- Device Supply: [] Volts [] Current Limit
- Termination Supply: []
- Logic Families: V1 [] V2 []
- Force High Voltage: GND []
- Force Low Voltage: GND []
- Compare Voltage: GND []
- Sector Logic Selection: 0 1 2 3 4 5 6 7 8 A B C D E F
- Comment: []

Channel Menu

- ▶ Defines how your signals are collected into groups
- ▶ EVERY signal must be a part of some group (even single signals)
 - ▶ Groups can make data entry and evaluation easier
 - ▶ Can define how group data is printed
 - ▶ Dec, Hex, Oct, Bin
 - ▶ Can specify timing once for the whole group
 - ▶ In general, inputs vs. outputs is a good group...
 - ▶ Or control vs. data, etc.



- ### Templates
- ▶ Templates
 - ▶ Defines timing of tests
 - ▶ When to force data?
 - ▶ When to compare data
 - ▶ When to ignore data?
 - ▶ Set up using a "clock phase"
 - ▶ Bad name – really a timing waveform
 - ▶ Defines when things happen in each tester cycle
 - ▶ You can define up to four clock phases per quadrant



Force Formats Example

- ▶ This is an example of a pattern driven on five consecutive tester cycles with each of the different force formats

Pattern Menu

- ▶ Defines data vectors for each tester cycle
 - ▶ Data for each signal is defined in the data vector
 - ▶ Some of those signals are "Force", some are "Compare" and some are "Mask"
 - ▶ These are set in the templates
 - ▶ Assign a template to each vector
 - ▶ On each tester cycle, the next vector, with that vector's template, is applied to the DUT and compared

Compare Formats

- ▶ You can also define when you Compare outputs in relation to the clock phase edges

Pattern Menu





Pattern Name	Data Vector	Delay	Width	Template
Pattern_0	00000000	20.0ns	40.0ns	00000000
Pattern_1	00000001	20.0ns	40.0ns	00000001
Pattern_2	00000010	20.0ns	40.0ns	00000010
Pattern_3	00000011	20.0ns	40.0ns	00000011
Pattern_4	00000100	20.0ns	40.0ns	00000100
Pattern_5	00000101	20.0ns	40.0ns	00000101
Pattern_6	00000110	20.0ns	40.0ns	00000110

Template Menu

Template Name	Pin	Format	Clock Phase	Delay	Width
Template_0	Signal_0	Force	0	20.0ns	40.0ns
Template_1	Signal_1	Force	0	20.0ns	40.0ns
Template_2	Signal_2	Force	0	20.0ns	40.0ns
Template_3	Signal_3	Force	0	20.0ns	40.0ns
Template_4	Signal_4	Force	0	20.0ns	40.0ns
Template_5	Signal_0	Compare	0	20.0ns	40.0ns
Template_6	Signal_1	Compare	0	20.0ns	40.0ns

Pattern Display

- ▶ The Pattern screen is where you see the results of your test
 - ▶ Before the test you can see all the vectors (and their templates) that you will be using
 - ▶ After running the test you see the same display with any errors highlighted in red
 - ▶ Red means that the output of the DUT didn't match the expected output vector
 - ▶ You run the test with F1-Start (the F1 function key)



Schmoo Menu

- ▶ After you have your basic test working, you can run a Schmoo test
 - ▶ Repeat the test while changing 1 or 2 variables
 - ▶ Variables can be things like VDD voltage, delay time, cycle time. Compare voltage, etc.
 - ▶ Generates a graph showing where the part worked or didn't work

Logistics

- ▶ The LV500 is old and cranky...
 - ▶ Basic rule – if you're not SURE about what you're doing, ask me first!!!!
 - ▶ Replacement parts are very hard (impossible?) to find.
 - ▶ Leave terminal ON
 - ▶ Turn down brightness when you leave,
 - ▶ Check brightness when you come into the lab
 - ▶ Do NOT turn the LV500 off without good cause!
 - ▶ We'll leave the LV512 up and running for tutorials, and then switch to the LV514 when chips come back...


Logistics continued

- ▶ Be very gentle with the DUT cards
 - ▶ They connect to the machine through elastomer connectors
 - ▶ These are basically rubber-like connectors wrapped with wire
 - ▶ They are very fragile, and a little worse for wear
 - ▶ We have no replacements...
- ▶ Schedule some time with me to run tests!
 - ▶ Once you've got some LV500 time under your belt you can go it alone...



Tester Setup Simplified

- ▶ All this stuff can be defined in a .msa file
 - ▶ Module Setup, Ascii
 - ▶ Each section of the .msa file corresponds roughly to a tester menu
 - ▶ You can (fairly easily) write your own .msa file
 - ▶ Templates on /usr/local/contrib/elb/lv500/



Tester Setup with msa Files

- ▶ You can ftp to the lv500 and upload the .msa file which defines your test
 - ▶ You can ONLY ftp from vlsi-nat.cs.utah.edu so ssh to there first!
 - ▶ lv512.cs.utah.edu, lv514.cs.utah.edu
 - ▶ No username/password required...
 - ▶ Put your .msa file into the Simulation directory on the LV500
 - ▶ Convert to tester setup using the LV Toolkit menu

LV Toolkit Issues

- ▶ Note that the conversion process goes to an ms_04_4.msp file (or something close to that)
 - ▶ You are not allowed to change this name!
 - ▶ If you want to save this setup under a different name you need to convert to the standard name, and then save the setup to a new name using the Disk Services menu.
- ▶ Once the .msa is converted, you can look at the setup using all the previous menus

Running Tests

- ▶ The .msa conversion is a great first step
 - ▶ But, after that's running you may want to change things or try new things
 - ▶ Like Schmoos, or changing parameters
 - ▶ You can change the data using the menus shown earlier
 - ▶ You can also save the changed tests into new .msa files
 - ▶ And you can retrieve those new .msa files using FTP if you like

Procedure 2

6. Upload the .msa file to the LV500
7. Convert the .msa file to a tester setup file
8. Check all menus to make sure things are how you want them
 1. Config
 2. DUT wiring
 3. Channel
 4. Template
 5. Pattern

Overview

- ▶ On every tester cycle the LV500:
 - ▶ Applies a set of signals to the DUT
 - ▶ The data to "Force" is defined in the Pattern
 - ▶ Which signals are "Forced" on this cycle is defined in the template
 - ▶ When the data are applied is defined relative to the "clock phase" template
 - ▶ The names of the signals and which tester channels they are on are defined in the DUT wiring menu
 - ▶ At the right time (defined in the template) the tester captures and compares the data from the DUT
 - ▶ Compares against the data in the Pattern


Procedure 3



9. Fix or modify test parameters
10. Run your test
11. Look at the results
 1. Celebrate!
 2. Or diagnose and debug...
 3. Or decide to schmoos to get more info...

Procedure

1. Get your bonding diagram and map where your signals are on your chip
2. Decide how those pins will map to tester channels (DUTmap.txt)
3. Decide on timing templates for all signals
4. Generate test vectors that include pin names, templates, and data vectors for every cycle
5. Put it all in a .msa file

Tutorial DUT Card





74LS547

Table 4-3
PIN MAP FOR 74LS547 DECODER


Signal	Sector/Channel	DUT Pin #
A0	2.9	17
A1	2.0	7
A2	2.6	9
A0*	3.6	12
A2*	3.7	2
A1*	3.8	1
A0*	3.9	19
A1*	3.4	18
A2*	3.5	8
A0*	3.1	5
A1*	3.4	11
A2*	3.2	10
A0*	3.1	14
A2*	3.1	13

Table 4-4
DECODER STATUS


Inputs	Label	Status	Decoder Outputs
A2	L	1	Transparent Address input detected
A1	L	1	Binary address input detected
A0	L	1	Transparent
A2*	L	1	Storing
A1*	L	1	Transparent
A0*	L	1	Storing
A2*	L	1	Transparent
A1*	L	1	Storing
A0*	L	1	Transparent

Table 4-5
Status Table 2 Pin Decoder

Inputs	Outputs
A2	A0
A1	A1
A0	A2
A2*	A0*
A1*	A1*
A0*	A2*
A2*	A0*
A1*	A1*
A0*	A2*



547 DUT Wiring



Tutorial 2: 74LS299

- ▶ Shift Register, shift L or R, parallel load and output
- ▶ Bidirectional data bus

74LS299 Shift/Clear Template

74LS299 Timing

- ▶ Control should be set up ahead of the clock
- ▶ Data should be sampled after the rising edge of the clock
- ▶ Data should be driven after the control is set up
- ▶ Avoid drive fights on bidirectional path

Table 6-1
FUNCTION TABLE FOR 74LS299 SHIFT REGISTER

Inputs				Response			
clr-	sl	sr	clk	Asynch	Reset:	0=Low	
1	X	X	X	0=1	Parallel load		
0	1	X	X	0=1	Shift right		
0	0	1	X	0=1	Shift left		
0	1	1	X	0=1	Hold		

74LS299 Load Template

74LS299 Timing

74LS299 Pattern