# Synthesis and Place & Route

Synopsys design compiler


Cadence Encounter Digital
Implementation System (EDI)

# Design Compiler

- Synthesis of behavioral to structural
- Three ways to go:
  - Type commands to the design compiler shell
     Start with syn-dc and start typing
  - Write a scriptUse syn-script.tcl as a starting point
  - Use the Design Vision GUI
     Friendly menus and graphics...

# Design Compiler – Basic Flow

- 1. Define environment
  - target libraries your cell library
  - synthetic librariesDesignWare libraries
  - link libraries libraries to link against
- 2. Read in your behavioral RTL Verilog
  - Usually split into analyze and elaborate
- 3. Set constraints
  - Timing define clock, loads, etc.



## Synthesis Process: Design Compiler

- 1. Define synthesis environment
- 2. Read in your behavioral RTL Verilog
- 3. Set synthesis constraints (speed, area, etc.)
- 4. Compile (synthesize) the design
- 5. Evaluate results (timing, area, power, ...)

# Design Compiler – Basic Flow

- 4. Compile the design
  - compile or compile\_ultra
  - Does the actual synthesis
- 5. Write out the results
  - Make sure to change names
  - Write out structural verilog, report, ddc, sdc files

# Beh2str – the simplest script

> beh2str

beh2str – Synthesizes a verilog RTL code to a structural code based on the synopsys technology library specified

Usage: beh2str <input.v> <output.v> <libfile>

beh2str addsub.v addsub\_dc.v Lib5710\_00.db

Results in addsub\_dc.v, addsub\_dc.v.rep

# addsub dc.v

```
module addsub ( a, b, addnsub, result );
input [7:0] a;
input [7:0] b;
output [8:0] result;
input addnsub;
wire n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35,
n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49,
n50, n51, n52, n53, n54, n55, n56;
XNOR2X2 U4 ( .A(addnsub), .B(n8), .Y(result[8]) );
AOI21X2 U5 ( .A(n9), .B(n10), .C(n11), .Y(n8) );
AOI21X2 U6 ( .A(n12), .B(n13), .C(a[7]), .Y(n11) );
...
INVX1 U60 ( .A(a[0]), .Y(n52) );
XNOR2X2 U61 ( .A(b[0]), .B(addnsub), .Y(n54) );
endmodule
```

# beh2str – the simplest script!

```
#!/bin/tcsh
```

```
setenv SYNLOCAL /uusoc/facility/cad_common/local/class/6710/F13/synopsys
#set the path of dc shell script file
setenv SCRIPTFILE ${SYNLOCAL}/beh2str.tcl
# store the arguments
setenv INFILE $1
setenv OUTFILE $2
setenv LIBFILE $3
# setup to run synopsys design compiler
source /uusoc/facility/cad_common/local/setups/F13/setup-synopsys
# run (very simple) design compiler synthesis
dc shell-xg-t-f $SCRIPTFILE
```

# addsub.v

```
moudle addsub (a, b, addnsub, result);

parameter SIZE = 8;  // default word size is 8

input [SIZE-1:0] a, b;  // two SIZE-bit inputs

input addnsub;  // control bit: 1 = add, 0 = sub

output reg [SIZE:0] result; // SIZE+1 bit result

always @(a, b, addnsub) begin

if (addnsub) result = a + b;

else result = a - b;

end

endmodule
```

# addsub\_dc.v.rep

```
Operating Conditions: typical
                                Library: foo_typ
Wire Load Model Mode: top
 Startpoint: b[0] (input port)
 Endpoint: result[8] (output port)
 Path Group: (none)
 Path Type: max
 input external delay
                                                       0.00 r
 b[0] (in)
                                            0.00
                                                        0.00 r
 U61/Y (XNOR2X2)
 U56/Y (INVX1)
 U5/Y (A0I21X2)
 U4/Y (XNOR2X2)
                                                        9.09 r
 result[8] (out)
                                                        9.09 r
 data arrival time
                                                        9.09
 (Path is unconstrained)
```

# .synopsys\_dc.setup

```
set SynopsysInstall [getenv "SYNOPSYS"]

set search_path [list . \
[format "%s%s" $SynopsysInstall /libraries/syn] \
[format "%s%s" $SynopsysInstall /dw/sim_ver] \
]

define_design_lib WORK -path ./WORK
set synthetic_library [list dw_foundation.sldb]
set synlib_wait_for_design_license [list "DesignWare-Foundation"]
set link_library [concat [concat "*" $target_library] $synthetic_library]
set symbol library [list generic.sdb]
```

# beh2str – the actual script

# syn-script.tcl

/uusoc/facility/cad\_common/local/class/6710/F13/synopsys

```
#/* search path should include directories with memory .db files */
#/* as well as the standard cells */
set search_path [list . \
[format "%s%s" SynopsysInstall /libraries/syn] \
[format "%s%s" SynopsysInstall /dw/sim_ver] \
!!your-library-path-goes-here!!]
#/* target library list should include all target .db files */
set target_library [list !!your-library-name!!.db]
#/* synthetic_library is set in .synopsys_dc.setup to be */
#/* the dw_foundation library. */
set link library [concat [concat "*" $target_library] $synthetic_library]
```

# syn-script.tcl

```
#/* Timing and loading information */
set myPeriod_ns !!10!! ;# desired clock period (speed goal)
set myInDelay_ns !!0.25!! ;# delay from clock to inputs valid
set myOutDelay_ns !!0.25! ;# delay from clock to output valid
set myInputBuf !!INVX4!! ;# name of cell driving the inputs
set myLoadLibrary !!Lib!! ;# name of library the cell comes from
set myLoadPin !!A!! ;# pin that outputs drive

#/* Control the writing of result files */
set runname struct ;# Name appended to output files
```

### What beh2str leaves out...

- Timing!
  - No clock defined so no target speed
  - No wire load model so not as placement constrained
  - No input drive defined so assume infinite drive
  - No output load define so assume something

# syn-script.tcl

```
#/* below are parameters that you will want to set for each design
#/* list of all HDL files in the design */
set myFiles [list !!all-your-structural-Verilog-files!!]
set fileFormat verilog
                           ;# verilog or VHDL
set basename!!basename!!
                              ;# Name of top-level module
set mvClk !!clk!!
                           ;# The name of your clock
set virtual 0
                       :# 1 if virtual clock, 0 if real clock
#/* compiler switches... */
                        ;# 1 for compile ultra, 0 for compile
set useUltra 1
                #mapEffort, useUngroup are for
                #non-ultra compile...
set mapEffort1 medium
                               ;# First pass - low, medium, or high
set mapEffort2 medium
                               ;# second pass - low, medium, high
set useUngroup 1
                       ;# 0 if no flatten, 1 if flatten
```

# syn-script.tcl

```
#/* the following control which output files you want. They */
#/* should be set to 1 if you want the file, 0 if not */
set write_v 1  ;# compiled structural Verilog file
set write_db 0  ;# compiled file in db format (obsolete)
set write_ddc 0 ;# compiled file in ddc format (XG-mode)
set write_sdf 0  ;# sdf file for back-annotated timing sim
set write_sdc 1  ;# sdc constraint file for place and route
set write_rep 1  ;# report file from compilation
set write_pow 0  ;# report file for power estimate
```

# syn-script.tcl

```
current_design $basename
# The link command makes sure that all the required design
# parts are linked together.
# The uniquify command makes unique copies of replicated
modules.
link
uniquify
# now you can create clocks for the design
if { $virtual == 0 } {
    create_clock -period $myPeriod_ns $myClk
    } else {
    create_clock -period $myPeriod_ns -name $myClk
    }
}
```

# analyze and elaborate the files

analyze -format \$fileFormat -lib WORK \$myfiles

elaborate \$basename -lib WORK -update

# syn-script.tcl

```
# now compile the design with given mapping effort
# and do a second compile with incremental mapping
# or use the compile_ultra meta-command
if { $useUltra == 1 } {
    compile_ultra
    } else {
    if { $useUngroup == 1 } {
        compile -ungoup_all -map_effort $mapEffort1
        compile -incremental_mapping -map_effort $mapEffort2
    } else {
        compile -map_effort $mapEffort1
        compile -incremental_mapping -map_effort $mapEffort2
    }
}
```

# **Using Scripts**

- Modify syn-script.tcl or write your own
- syn-dc –f scriptname.tcl
- ◆ Make sure to check output!!!!

# syn-script.tcl

# syn-script.tcl

# Using Design Vision

- You can do all of these commands from the design vision gui if you like
- syn-dv
- Follow the same steps as the script
  - Set libraries in your own .synopsys\_dc.setup
  - analyze/elaborate
  - define clock and set constraints
  - compile
  - write out results

data required time data arrival time

slack (VIOLATED)

slack (MET)

# addsub\_struct.v - 10ns target

0.92

Startpoint: addnsub (input port clocked by clk)
Endpoint: result[8] (output port clocked by clk) Path Group: clk Path Type: max Point clock clk (rise edge) clock network delay (ideal) 0.00 0.00 input external delay 0.25 f 0.25 f addnsub (in) U79/Y (INVX4) 0.37 0.62 r U20/Y (NOR2X1) Number of ports: Number of nets: Number of cells: U16/Y (NOR2X1) U17/Y (NOR2X1) 8.30 r result[81 (out) 0.00 8.83 f Number of combinational cells: Number of sequential cells: Number of macros: Number of buf/inv: clock clk (rise edge) 10.00 clock network delay (ideal) Number of references: output external delay -0.25

Startpoint: a[1] (input port clocked by clk)						
Endpoint: result[7] (output port c	locked by clk)					
Path Group: clk						
Path Type: max						
Point	Incr	Path				
input external delay	0.25					
a[1] (in)	0.00	0.25 r				
U147/Y (INVX4)	0.07	0.32 f				
U80/Y (NAND2X1)	0.24	0.55 r				
U132/Y (NAND2X1)	0.30	3.59 r				
result[7] (out)	0.00	3.59 r				
data arrival time		3.59				
clock clk (rise edge)	3.00	3.00				
clock network delay (ideal)	0.00	3.00				
output external delay	-0.25	2.75			ports: nets:	2
data required time		2.75			cells:	2
					combinational cells	_
					sequential cells:	: 2
data required time		2.75			macros:	
data arrival time		-3.59			buf/inv:	

# Using Design Vision

Number of references:

- You can do all of these commands from the design vision gui if you like
- syn-dv
- Follow the same steps as the script
  - Set libraries
  - analyze/elaborate
  - define clock and set constraints
  - compile
  - write out results



# addsub\_struct.v - 4ns target


Startpoint: b[3] (input port clocked by clk) Endpoint: result[6] (output port clocked by clk) Path Group: clk Path Type: max Point Path clock clk (rise edge) clock network delay (ideal) input external delay 0.00 0.25 r b[3] (in) U16/Y (INVX4) U117/Y (NAND2X1) 0.41 0.73 r H152/V (NAND2X1) data arrival time 3.74 Number of ports: 4.00 clock clk (rise edge) 4.00 Number of nets: Number of cells: clock network delay (ideal) 4.00 output external delay Number of combinational cells: Number of sequential cells: data required time Number of macros: Number of buf/inv: data arrival time -3.74 slack (MET) 0.01

# addsub\_struct.v - 3ns target

### From the log file:


max\_delay/setup ('clk' group) Required Actual Endpoint Path Delay Path Delay Slack result[7] -0.84 (VIOLATED) result[6] 2.75 3.58 r -0.83 (VIOLATED) result[5] 2.75 3.56 r -0.81 (VIOLATED) 2.75 3.46 r result[3] -0.71 (VIOLATED) (VIOLATED) result[4] 2.75 3.39 r -0.64 (VIOLATED) result[2] 2.75 3.29 r -0.54 (VIOLATED) result[1] -0.51 (VIOLATED)

# Setup




File ->Setup

# analyze/elaborate




# Clock name: clk Port name: Bemove clock Clock creation Period: 10 Edge Value Rising 5 Falling 10 Invert wave form Add edge pair Invert wave form Attributes -> specify clock Also look at other attributes...

# **Timing Reports**




Timing -> Report Timing Path

### Look at results...




# Compile



Design -> Compile Ultra


# Write Results



# Or, use syn-dv after script...

- syn-dc –f mips.tcl
- results in .v, .ddc, .sdc, .rep files
- Read the .ddc file into syn-dv and use it to explore timing...

# Endpoint slack...




Timing -> Endpoint Slack

### **Encounter Digital Implementation System**


- Need structural Verilog, .sdc, library.lib, library.lef
- make a new directory for edi... (very chatty)
- Configuration file sets up names, etc.
  - use UofU\_edi.globals as starting point.
- Usual warnings about scripting... top.tcl is the generic script
  - .../local/class/6710/F13/cadence/EDI
- cad-edi

# syn-dv with mips\_struct.v



# Path Slack

Timing -> Path Slack



### Encounter Digital Implementation (EDI)

- 1. Import Design
- 2. Floorplan
- 3. Power Plan
- 4. Place cells
- 5. Synthesize clock tree
- 6. Route signal nets
- 7. Verify results
- 8. Write out results

Converts structural verilog into physical layout

Shorthand for this process: Place and Route

# **EDI Usage**

- Need structural Verilog, struct.sdc, library.lib, library.lef
- Make a new directory for EDI (very chatty)
- Make an mmmc.tcl file with timing/lib info
- <design>.globals has design-specific settings
  - Use UofU\_edi.globals as starting point
- Usual warnings about scripting...
  - top.tcl and other \*.tcl are in the class directory as starting points
  - /uusoc/facility/cad\_common/local/class/6710/F13/cadence/EDI
- Call with cad-edi

# cad-edi Flow


### 5. Placement

- Place cells in the rows
- Timing optimization preCTS
- 6. Synthesize clock tree
  - Use your buf or inv footprint cells
  - Timing optimization postCTS

### 7. Global routing

- Nanoroute
- Timing optimization postRoute

# cad-edi gui



# cad-edi Flow

### 1. Import Design

- .v, .sdc, .lib, .lef can put this in a <name>.globals and mmmc.tcl
- mmmc = multi-mode multi-corner

### 2. Floorplan

- Choose physical size, ratio, utilization, etc.
- 3. Power plan
  - Rings, stripes, row-routing (sroute)
- 4. Timing optimization preCTS

# cad-edi Flow

### 8. Add filler cells

- Fill in the spots in the row with no cells
- Adds NWELL for continuity

### 9. Write out results

- <name>.def can be imported as layout
- <name>\_edi.v is the placed and routed structural verilog file
- .spef, .sdc, \_edi.lib have timing information

# **Design Import**



# Using a .globals file

- Put the load information into a .globals file
- Load it up without having to re-type
- Also need a mmmc.tcl file

# UofU\_edi.globals

### 

# below here you probably don't have to change anything

- # Set the name of your "multi-mode-multi-corner data file
- # Set the hame of your mutti-mode-mutti-corner data is
- # You don't need to change this unless you're using a
- # different mmmc.tcl file

set init\_mmmc\_file {mmmc.tcl}

# Some helpful input mode settings

set init\_import\_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}

# Set the names of your ground and power nets

set init\_gnd\_net {gnd!}

set int\_pwr\_net {vdd!}

# mmmc.tcl

### 

# Below here you shouldn't have to change, unless you're doing

# something different than the basic EDI run...

# Create an RC\_corner that has specific capacitance info

 $create\_rc\_corner \ \hbox{-name typical\_rc} \ \backslash$ 

• • •

# Define delay corners and analysis views

create\_delay\_corner -name typical\_corner \

-library\_set {typical\_lib}

-rc\_corner {typical\_rc}

 $create\_analysis\_view \ -name \ typical\_view \ \setminus$ 

- -constraint\_mode {typical\_constraint} \
- delay corner {typical corner}

# UofU\_edi.globals

#

# Set the name of your structural Verilog file

# This comes from Synopsys synthesis

set init\_verilog {!!your-file-name.v!!}

# Set the name of your top module

set init\_design {!!your-top-module-name.v!!}

# Set the name of your .lef file

# This comes from ELC

set init\_lef\_file {!!your-file-name.lef!!}

...

# mmmc.tcl


- # set the name of your .lib file (e.g. lib5710-01.lib)
- # You can create multiple library sets if you have multiple libraries
- # such as fast, slow, and typ
- # If you have multiple .lib files, put them in a [list lib1 lib2] structure create\_library\_set -name typical\_lib \
  - -timing {!!your-lib-file!!.lib}
- # Specify the .sdc timing constraints file to use
- # This file comes from Synopsys synthesis (e.g. design\_struct.sdc) create\_constraint\_mode -name typical\_constraint \
- -sdc\_files {!!your\_sdc\_file!!.sdc}

• • •


# Design Import




Some screen shots are from an older version of EDI, but not this one...



# pre-CTS timing optimization



# Display Clock Tree




### NanoRoute <@lab3-12> NanoRoute ✓ Global Route End Iteration default ✓ Detail Route Start Iteration 0 Post Route Optimization 🔲 Optimize Via 🔲 Optimize Wire SMART ✓ Timing Driven Litho Driven Post Route Litho Repai Routing Control Selected Nets Only Bottom Layer default Top Layer default Area Route Select Area and Route Job Control Number of CUP(s) per Remote Machine: 1 Route -> NanoRoute -> Route Number of Remote Machine(s): 0

OK Apply Aftribute Mode Save Load Cancel Help


# **Clock Tree Synthesis**






clock ->Synthesize clock tree


# post-CTS optimization



# Routed circuit




### Routed circuit



# Add Filler







# **Encounter Scripting**

- ◆ Usual warnings know what's going on!
- Use opt.tcl as a starting point
  - And the other .tcl files it calls...
- EDI has a floorplanning stage that you may want to do by hand
  - write another script to read in the floorplan and go from there...
- Use encounter.cmd to see the text versions of what you did in the GUI...

# postRoute optimization



# Write Results...



# top.tcl

# set the basename for the config and floorplan files. This
# will also be used for the .lib, .lef, .v, and .spef files...
set basename "mips"

# The following variables are used in fplan.tcl
# Note that rowgap and coregap should be divisible by
# the basic grid unit of 0.3 that our process uses
set usepct 0.60; # percent utilization in placing cells
set rowgap 15; # gap (microns) between pairs of rows

set coregap 30.0; # gap (microns) between core and rails

set aspect 0.60; # aspect ratio (1 is square)

# top.tcl

# You may not have to change things below this line - but check! # You may want to do floorplanning by hand in which case you # have some modification to do! # Set some of the power and stripe parameters - you can change # these if you like - in particular check the stripe space (sspace) # and stripe offset (soffset)! set pwidth 9.9; # power rail width # power rail space set pspace 1.8; set swidth 4.8; # power stripe width set sspace 123; # power stripe spacing set soffset 120; # power stripe offset to first stripe set coregap 30.0; # gap between the core and the power rails

# top.tcl

# source the files that operate on the circuit
source fplan.tcl; # percent utilization in placing cells
source pplan.tcl; # create the power rings and stripes
source place.tcl; # place the cells and optimize (pre-CTS)
source cts.tcl; # create clock tree, and optimize (post-CTS)
source route.tcl; # route the design using nanoRoute
source verify.tcl; # verify the design and produce output files
exit

# pplan.tcl

```
puts "------- Power Planning ------"
Puts "------ Making Power Rings ------"

# Make power and ground rings - $pwidth microns wide
# with $pspace spacing between them
# and centered in the channel
addRing -spacing_bottom $pspace \
    -width_left $pwidth \
    -width_bottom $pwidth \
    -width_top $pwidth \
    -spacing_top $pspace \
    -layer_bottom metal1 \
    -center 1 \
    -stacked_via_top_layer metal3 \
```

# top.tcl

```
# Set the flag for SOC to automatically figure out
# buf, inv, etc.
set dbgGPSAutoCellFunction 1
# import design and floorplan
# if the config file is not named $basename.conf,
# edit this file.
loadConfig $basename.conf 0
commitConfig
```

# fplan.tcl

```
puts "-----"


# Make a floorplan – this works for projecst that are all
# standard cells and include no blocks that
# need hand placement
setDrawView fplan
setFPlanRowSpacingAndType $rowgap 2
floorPlan –site core –r $aspect $usepct \
$coregap $coregap $coregap $coregap
fit

# save design so far
saveDesign ${BASENAME}_fplan.enc
saveFPlan ${BASENAME}.fp
Puts "-------"
```


# pplan.tcl

# top.tcl

Read the script...
place
pre-CTS optimization
clock tree synthesis
post-CTS optimization
routing
post-ROUTE optimization
add filler
write out results




# Import Verilog




# Report Files

- <topname>\_Conn\_regular.rpt
- <topname>\_Conn\_special.rpt
- <topname>\_Geom.rpt
- Desire 0 violations
  - If you have 1 or 2 in the geometry, you might be able to fix them easily in Virtuoso...

# Change abstract to layout cellviews



# Schematic view



# | About | Abou

# LVS Result

Yay!

# Summary

- ◆ Behavioral -> structural -> layout
- Can be automated by scripting, but make sure you know what you're doing
  - on-line tutorials for TCL
    - Google "tcl tutorial"
  - Synopsys documentation for design\_compiler
  - encounter.cmd (and documentation) for EDI
- End up with placed and routed core layout
  - or BLOCK for later use...