Sequential Circuit Testing Sequential Circuits and Finite State Machines

Priyank Kalla



Professor Electrical and Computer Engineering, University of Utah kalla@ece.utah.edu http://www.ece.utah.edu/~kalla


Slides updated Dec 1, 2021

(日) (四) (보) (보) (보)

- Review of Sequential Circuits and Mealy Finite State Machines (FSM)
- The concept of FSM equivalence
- Fault excitation and propagation conditions in FSM
- Reset states, synchronizing sequences and redundant states
- Untestable faults in sequential circuits


Sequential Circuits

- We consider sequential circuits with edge-triggered D-flip-flops
- Underlying a sequential circuit is a finite state machine (FSM)
- We will consider only FSMs of the Mealy-type (Moore machine ATPG is similar)
- An example of sequential circuit:




P. Kalla (Univ. of Utah)

FSM and Circuit example



э

Sequential Circuit Testing: Sequential Miter



 Find a sequence of inputs (or input vectors) that produces an output 1 at the miter output, sometime in the future clock cycles Two Machines, \mathcal{M}_1 and \mathcal{M}_2 , are equivalent if

- They are identical; or
- They have identical states but different encoding; or
- $\mathcal{M}_1 \subseteq \mathcal{M}_2$ or vice-versa; or
- They have different reachable states but same distinguishable states (same condition as above); or
- Different unreachable states, and unreachable states are a *don't care* condition

Prove that two machines (sequential circuits) produce the same output response on application of all possible input **sequences**

Sequential ATPG is Harder than Combinational


- Given: A sequential circuit, generate ATPG. Sometimes reset (starting) state available, sometimes not!
- Procedure: Activate a fault, and propagate it to PO
- Bottlenecks: Fault activation requires an "activation state". How to get to the activation state? Fault can be propagated to the next-state line, but not to PO? Unroll the machine, or in other words, traverse to other states.
- How to distinguish between Faulty and Fault-free machines? The concept of state distinguishing seqences.
- In absence of resets, how to synchronize both faulty and fault-free machines to the same states. Concept of synchronizing sequences.

A fault in a sequential circuit can be untestable due to four reasons:

- Redundancy in a combinational logic
- Lack of a common synchronizing sequence that can drive both faulty and fault-free machines to a common (starting) state
- Sequential Redundancy: a fault causes a transition to a (faulty) state which may be equivalent to a fault-free state
- Fault excitation or propagation requires getting to an unreachable state


We will look at all these cases!

- Start the machine in a reset state (00), traverse FSM
- At some point in the future, faulty and fault-free machines will diverge




Test: $\underline{x_0 = 1}, x_1 = 1, x_2 = 0, x_3 = 1$

- Start the machine in a reset state (00), traverse FSM
- At some point in the future, faulty and fault-free machines will diverge




Test: $x_0 = 1, x_1 = 1, x_2 = 0, x_3 = 1$

- Start the machine in a reset state (00), traverse FSM
- At some point in the future, faulty and fault-free machines will diverge



Test: $x_0 = 1, x_1 = 1, \underline{x_2 = 0}, x_3 = 1$

- Start the machine in a reset state (00), traverse FSM
- At some point in the future, faulty and fault-free machines will diverge



Test: $x_0 = 1, x_1 = 1, x_2 = 0, \underline{x_3 = 1}$


- Fault D or \overline{D} gets into next state line.
- Faulty and Fault-free machines go to different states.
- Machine operation diverges....
- Sometime in the future, you can catch that effect.
- You can distinguish between faulty and faulty-free states of the machine.
- How? Using state distinguishing experiments.

- Power up the machine, it can be in any (unknown) state
- Does there exist a sequence of inputs that can drive the machine to some singleton state?
- Some machines have a synchronizing sequence, others do not
- Given an FSM, how to find a synchronizing sequence?
- For ATPG: we are not given the FSM, only the circuit
- For ATPG: We need to find a synchronizing sequence for both the faulty and fault-free machines that can drive both to a common state. This can be hard.

Table: State Transition Table


P.S.	Next State, Z	
	<i>x</i> = 0	x = 1
A	B, 0	D, 0
В	A, 0	B, 0
C	D,1	A,0
D	D,1	C,0

This machine has no Synchronizing Sequence



ATPG without Reset State


TF1: Yi=1, Y2=1 Z=D




- No reset state. Start w/ Fault excitation state: $y_1 = 0, y_2 = 1$.
- x = 1 propagates the fault effect!
- Problem: How to get to the fault excitation state?
- Answer: Sequential backtrack! Unroll the m/c backwards until you can get unknown values in FFs. This implies there exists a state (backward in time from F.E. state) where you can "control" the FFs (control the state).
- Called Self-Initializing tests! This test implies that both faulty and fault-free machines can be initialized to a "common initial state"; i.e., you can get a common starting point.


Y = Next state FF inputs, y = present state FF output Generate a self initializing test: Start in Time Frame (TF) 1:

$$Y_2 = 1, Y_1 = 1, Z = D$$




If in TF 1, present states are $y_1 = 0, y_2 = 1$, then in the previous state TF 0: $Y_1 = 0, Y_2 = 1$. Make $x = 1, y_1 = 0, y_2 = 0$ 1-3 🖸 Y1 🗕 Y2 $\sqrt{a/0}$ Current stote y,=0, y2=0. -) In previous state TF-2 Y=0, Y=0






TFO. $Y_1=1$, $Y_2=0$. Can we control $Y_1=1$, $Y_2=0$ only Using x=?




23 / 30

Image: Image:

TF-1 Y,=1, Y,=1




TF-2 Need Y=0, Y=1 =7 J=0, 1=0.




Therefore, no test exists, deduced after 4 clock cycles of sequential backtrace! TF - 3: Need $Y_1 = Y_2 = 0$ $\pi = 1, J_1 = 1, J_2 = 0$ - , where we started

P. Kalla (Univ. of Utah)

Untestable Faults: Unreachable State



Untestable Fault: Sequential Redundancy




States (110) and (010) are equivalent -> cannot be distinguished! What if fault takes m/c to 110 (faulty state), instead of 010 (fault free)?

Q-&FE-


ŦΡ.

Redundanct Circuit ATPG




э

- Primary inputs = controllable, Primary outputs = observable
- Lack of controllability and observability of Flip-Flops
- For testing purposes, make the flip-flops both controllable and observable
- Approach: Introduce Scan-registers
- Make a sequential circuit combinational for Testing



Scan Design



Scan Design

P. Kalla (Univ. of Utah)

E

・ロト ・聞ト ・ヨト ・ヨト