# Lab Assignment 5: Stop-Watch Design

ECE/CS 3700

Spring 2018

Assigned Mon (March 12) onwards, Due date: your respective lab sessions during the week 4/2-4/6; 3 weeks for this lab assignment.

# I. LABORATORY OBJECTIVES

In this lab, you will design and implement a **stop-watch** on the Nexys board. You will follow the Verilog Design, Simulation, Synthesis and Mapping, and FPGA implementation as you followed in the previous classes.

What are the new concepts that you will learn in this lab? First of all, the stop-watch is like a counter, so you will learn how to design counters. Secondly, you will learn "how to count time" using a reference clock. Thirdly, so far we have used Verilog to design only combinational logic using gate instantiations, assign statements or using the always (behavioural) constructs. For this lab, you will learn how to write "behavioural" Verilog code to model "sequential" behaviour. Moreover, how would you simulate a sequential circuit? How would your testbench generate a clock? So, these concepts are new. Enjoy!

On Thursday 3/8, I started introducing the concepts of sequential circuits in class: different types of memory elements, their applications, level-sensitive latches, edge triggered D flip-flops, the concept of synchronization (timing), and how to model them using Verilog. You will be putting all these concepts into practice.

### **II. DESIGN SPECIFICATIONS**

Your design will be a single (decimal) digit stop-watch with *start/resume, stop, reset* buttons. The functions for each of the input buttons are as follows:

- Start/Resume This button is used to trigger the counting on the stop-watch. When this input is activated from an initial state, the watch advances every second counting from 0 to 9 and then looping back to 0. The counting process should just keep on running until and unless any other input (stop or reset) is activated. If this input is activated from a previous steady display on the watch, then the watch resumes counting every second from that particular display value.
- **Stop** This button is used to stop the stopwatch counting and to hold the display. When this button is pressed the stopwatch stops counting at the very instance and displays the time (in seconds) continuously, until any other input (resume/reset) is pressed.
- **Reset** This button is used to reset the stopwatch display to 0. When this button is pressed, irrespective of the state of your counter, your stop watch is reset to zero (the display should read 0) and should hold this value zero until the *start/resume* button is activated.

# A. Input-Output Interface

Use any of the (push) buttons available on the FPGA board as the inputs and the 7-segment display LED on the board to display the output. You are to program the FPGA on the Nexys board with the necessary code to achieve the above stopwatch design.

How to Track Time? Use the internal clock on the Nexys board as the reference for computing time. *Hint: If I have a clock running at 60 MHZ, how many positive edge triggers will I observe in 1 second?* The intellectual challenge here is to do the necessary "clock division" within your Verilog code to increment the counter *every second.* You will have to refer to the clocking issues on the Nexys board, see page 11/12 of the Nexys Reference Manual, Doc 502-182, uploaded on the class website with all the information/documentation regarding your lab kit, near Lab 1. The TAs will also educate you about the clocking issues in the lab.

#### III. THE ASSIGNMENT

- Design the above stopwatch.
- Write a behavioural Verilog description for the stopwatch.
- Write a testbench to simulate your design "exhaustively".
- Synthesize the design and observe the synthesis, map and place-and-route reports. What new information do you find in these reports *viz-a-viz* combinational synthesis (last lab assignment)?
- Download the above implementation onto your Nexys board and demonstrate correct operation of your circuit to the TAs.

**Deadlines:** This is a three-week long lab. The entire class should demonstrate the final circuit operation to the TAs during your regular lab times, 04/2 - 04/6. Reports are also due by the end of the week (4/6) by 5pm on Canvas.

**Report:** As usual, your report should have a brief write-up of your objective, computations (if any), your approach, the Verilog Code, observations, results and conclusions. Attach appropriate code, test benches, waveforms, or whatever you deem necessary. Just don't over do it!

#### A. How to approach this lab assignment?

Have fun with this lab. At the time of preparing this document, we have just started studying memories. So the TAs will help you get started with this lab. Please do not miss your lab sessions. There are some new concepts, and the TAs will give you a brief description of how to approach the problem and will give you some guidelines as to how to design the Verilog code. Here is one possible way to approach this lab:

- The first thing that you should do is study and implement the BCD-to-7 segment display. It is given in the book
  — pp 209 in the 3rd edition, pp 344 in the 2nd edition. Design and implement it using CASE STATEMENTS
  in Verilog. The TAs will help you.
- Then, think about how to generate a clock and simulate a clock signal in Verilog.
- Then think about how to count time in 1 second increments, given that you have a 60MHZ (actually, 100 MHZ in your case) clock. The TAs will help you with this concept.

- Next, think about how to design a 4-bit counter that starts at 4'b0000 and counts up to 4'b1001 and repeats. How to design this type of a circuit using Verilog. I will show this to you in the class too.
- Once the basic free-running counter is designed, then you can start to put the whole assignment together.

Apprécier l'expérience!